Finite State Machine Datapath Design, Optimization, and Implementation
- Indbinding:
- Paperback
- Sideantal:
- 124
- Udgivet:
- 31. december 2007
- Størrelse:
- 191x8x235 mm.
- Vægt:
- 248 g.
- 2-3 uger.
- 26. november 2024
På lager
Normalpris
Abonnementspris
- Rabat på køb af fysiske bøger
- 1 valgfrit digitalt ugeblad
- 20 timers lytning og læsning
- Adgang til 70.000+ titler
- Ingen binding
Abonnementet koster 75 kr./md.
Ingen binding og kan opsiges når som helst.
- 1 valgfrit digitalt ugeblad
- 20 timers lytning og læsning
- Adgang til 70.000+ titler
- Ingen binding
Abonnementet koster 75 kr./md.
Ingen binding og kan opsiges når som helst.
Beskrivelse af Finite State Machine Datapath Design, Optimization, and Implementation
Finite State Machine Datapath Design, Optimization, and Implementation explores the design space of combined FSM/Datapath implementations. The lecture starts by examining performance issues in digital systems such as clock skew and its effect on setup and hold time constraints, and the use of pipelining for increasing system clock frequency. This is followed by definitions for latency and throughput, with associated resource tradeoffs explored in detail through the use of dataflow graphs and scheduling tables applied to examples taken from digital signal processing applications. Also, design issues relating to functionality, interfacing, and performance for different types of memories commonly found in ASICs and FPGAs such as FIFOs, single-ports, and dual-ports are examined. Selected design examples are presented in implementation-neutral Verilog code and block diagrams, with associated design files available as downloads for both Altera Quartus and Xilinx Virtex FPGA platforms. A working knowledge of Verilog, logic synthesis, and basic digital design techniques is required. This lecture is suitable as a companion to the synthesis lecture titled Introduction to Logic Synthesis using Verilog HDL.
Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs
Table of Contents: Calculating Maximum Clock Frequency / Improving Design Performance / Finite State Machine with Datapath (FSMD) Design / Embedded Memory Usage in Finite State Machine with Datapath (FSMD) Designs
Brugerbedømmelser af Finite State Machine Datapath Design, Optimization, and Implementation
Giv din bedømmelse
For at bedømme denne bog, skal du være logget ind.Andre købte også..
Find lignende bøger
Bogen Finite State Machine Datapath Design, Optimization, and Implementation findes i følgende kategorier:
- Business og læring > Computer og IT
- Teknologi, ingeniørvidenskab og landbrug > Teknologi: generelle emner > Ingeniørvidenskab: generelt
- Teknologi, ingeniørvidenskab og landbrug > Elektronik og kommunikationsteknik > Elektronik teknik > Elektronik: kredse og komponenter
- Teknologi, ingeniørvidenskab og landbrug > Elektronik og kommunikationsteknik > Elektronik teknik > Automatisk styringsteknik og reguleringsteknik
- Databehandling og informationsteknologi > Computere og hardware
© 2024 Pling BØGER Registered company number: DK43351621