Fault-Tolerance Techniques for SRAM-Based FPGAs
- Indbinding:
- Paperback
- Sideantal:
- 200
- Udgivet:
- 29. november 2010
- Størrelse:
- 160x12x240 mm.
- Vægt:
- 329 g.
- 8-11 hverdage.
- 16. januar 2025
På lager
Normalpris
Abonnementspris
- Rabat på køb af fysiske bøger
- 1 valgfrit digitalt ugeblad
- 20 timers lytning og læsning
- Adgang til 70.000+ titler
- Ingen binding
Abonnementet koster 75 kr./md.
Ingen binding og kan opsiges når som helst.
- 1 valgfrit digitalt ugeblad
- 20 timers lytning og læsning
- Adgang til 70.000+ titler
- Ingen binding
Abonnementet koster 75 kr./md.
Ingen binding og kan opsiges når som helst.
Beskrivelse af Fault-Tolerance Techniques for SRAM-Based FPGAs
Fault-tolerance in integrated circuits is not an exclusive concern regarding space designers or highly-reliable application engineers. Rather, designers of next generation products must cope with reduced margin noises due to technological advances. The continuous evolution of the fabrication technology process of semiconductor components, in terms of transistor geometry shrinking, power supply, speed, and logic density, has significantly reduced the reliability of very deep submicron integrated circuits, in face of the various internal and external sources of noise. The very popular Field Programmable Gate Arrays, customizable by SRAM cells, are a consequence of the integrated circuit evolution with millions of memory cells to implement the logic, embedded memories, routing, and more recently with embedded microprocessors cores. These re-programmable systems-on-chip platforms must be fault-tolerant to cope with present days requirements. This book discusses fault-tolerance techniques for SRAM-based Field Programmable Gate Arrays (FPGAs). It starts by showing the model of the problem and the upset effects in the programmable architecture. In the sequence, it shows the main fault tolerance techniques used nowadays to protect integrated circuits against errors. A large set of methods for designing fault tolerance systems in SRAM-based FPGAs is described. Some presented techniques are based on developing a new fault-tolerant architecture with new robustness FPGA elements. Other techniques are based on protecting the high-level hardware description before the synthesis in the FPGA. The reader has the flexibility of choosing the most suitable fault-tolerance technique for its project and to compare a set of fault tolerant techniques for programmable logic applications.
Brugerbedømmelser af Fault-Tolerance Techniques for SRAM-Based FPGAs
Giv din bedømmelse
For at bedømme denne bog, skal du være logget ind.Andre købte også..
Find lignende bøger
Bogen Fault-Tolerance Techniques for SRAM-Based FPGAs findes i følgende kategorier:
- Business og læring > Computer og IT
- Kunst og kultur > Arkitektur og design
- Teknologi, ingeniørvidenskab og landbrug > Teknologi: generelle emner > Teknisk design
- Teknologi, ingeniørvidenskab og landbrug > Maskinteknik og materialer > Materialelære > Teknisk anvendelse af elektroniske materialer, magnetiske materialer, optiske materialer
- Teknologi, ingeniørvidenskab og landbrug > Energiteknik > Elektroteknik
- Teknologi, ingeniørvidenskab og landbrug > Elektronik og kommunikationsteknik > Elektronik teknik
- Databehandling og informationsteknologi > Computere og hardware
- Databehandling og informationsteknologi > Informatik > Dataarkitektur og logisk design
© 2024 Pling BØGER Registered company number: DK43351621