De Aller-Bedste Bøger - over 12 mio. danske og engelske bøger
Levering: 1 - 2 hverdage
Hjælp
Login
  1. Forside
  2. Bøger
  3. Business og læring
  4. Computer og IT
  5. Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

af Krishnendu Chakrabarty, Brandon Noia
Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs af Krishnendu Chakrabarty
Bag om Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain.

Vis mere
  • Sprog:
  • Engelsk
  • ISBN:
  • 9783319345345
  • Indbinding:
  • Paperback
  • Sideantal:
  • 245
  • Udgivet:
  • 23. august 2016
  • Udgave:
  • 12014
  • Vægt:
  • 4524 g.
  • 2-3 uger.
  • 14. december 2024
På lager
Forlænget returret til d. 31. januar 2025

Normalpris

Abonnementspris

- Rabat på køb af fysiske bøger
- 1 valgfrit digitalt ugeblad
- 20 timers lytning og læsning
- Adgang til 70.000+ titler
- Ingen binding

Abonnementet koster 75 kr./md.
Ingen binding og kan opsiges når som helst.

Bag om Krishnendu Chakrabarty

Vis alle bøger af Krishnendu Chakrabarty

Beskrivelse af Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs

This book describes innovative techniques to address the testing needs of 3D stacked integrated circuits (ICs) that utilize through-silicon-vias (TSVs) as vertical interconnects. The authors identify the key challenges facing 3D IC testing and present results that have emerged from cutting-edge research in this domain.

Brugerbedømmelser af Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs



Andre købte også..
Find lignende bøger
Bogen Design-for-Test and Test Optimization Techniques for TSV-based 3D Stacked ICs findes i følgende kategorier: